Skip to main content

Electronics workshop: Programming of FPGAs (5cr)

Code: TT00DN24-3001

General information


Enrollment
01.12.2025 - 30.04.2026
Registration for introductions has not started yet.
Timing
12.01.2026 - 30.04.2026
The implementation has not yet started.
Number of ECTS credits allocated
5 cr
Unit
ICT and Industrial Engineering
Campus
Kupittaa Campus
Teaching languages
Finnish
English
Seats
5 - 15
Degree programmes
Joint Elective Studies
Teachers
Jarno Tuominen
Mikko Pänkäälä
Course
TT00DN24

Unfortunately, no reservations were found for the realization Electronics workshop: Programming of FPGAs TT00DN24-3001. It's possible that the reservations have not yet been published or that the realization is intended to be completed independently.

Evaluation scale

H-5

Content scheduling

"Programming of FPGAs” submodule consists of exercises where you learn to implement different logic and functionalities on field programmable gate array (FPGA). Xilinx PYNQ-Z2 board will be used. You learn to create high-performance embedded applications for tasks such as parallel hardware execution, high frame-rate video processing, hardware-accelerated algorithms.

Objective

After completing the course, the student is able to:

- Understand the architecture and operational principles of field-programmable gate arrays (FPGAs), particularly the Xilinx PYNQ platform.
- Design and implement digital logic circuits using hardware description languages and high-level synthesis tools.
- Develop embedded applications that utilize FPGA capabilities for parallel hardware execution.
- Integrate hardware and software components in embedded systems using FPGA development workflows.
- Use FPGA development tools to prototype, test, and debug logic designs effectively.

Content

- architecture and operational principles of Xilinx PYNQ platform
- workflow from code level to practical implementation in FPGA platform
- required tools for the development workflow
- benefits and limitations of FPGAs

Materials

Will be informed at the beginning of the course.

Teaching methods

Hands-on lab exercises

Exam schedules

No exam.
Since there is no exam, there is no possibility to retry the course if the number of completed laboratory exercises is below the acceptance criteria.

Completion alternatives

In case the student has suitable equipment at home, it is possible to complete the laboratory exercises partially remotely.

If the student (or a group of students) has an existing hobby-project which closely relates to exercises, it is possible to replace some or all the lab exercises (in one submodule) with this hobby-project. In case you want to consider this option please contact the teacher to agree what exercises can be replaced with the hobby-project. Please note that there must be clear evidence that you have done the work by yourself, for example a git repository + a working demo.

Student workload

Lab exercises 10x4h.

Evaluation methods and criteria

The grading of the course is based on completed number of exercises.

Labs completed = Grade

<4 = 0
4 = 1
5 = 2
6 = 3
7 = 4
8 = 5

Failed (0)

Less than 50% lab exercises completed.

Assessment criteria, satisfactory (1-2)

Grade 1: 50% of lab exercises completed.
Grades 2-5 are calculated linearly.

Assessment criteria, good (3-4)

Grades 2-5 are calculated linearly.

Assessment criteria, excellent (5)

Grades 2-5 are calculated linearly.

Qualifications

Digital systems design course or equivalent skills in VHDL.

Further information

Teams, Git

Prerequisites
• Digital systems design course or equivalent skills in VHDL.

Go back to top of page