Skip to main content

VHDL (5 cr)

Code: 5051158-3008

General information


Enrollment

01.08.2023 - 07.09.2023

Timing

31.08.2023 - 31.12.2023

Number of ECTS credits allocated

5 op

Mode of delivery

Contact teaching

Unit

Engineering and Business

Campus

Kupittaa Campus

Teaching languages

  • English

Seats

20 - 40

Degree programmes

  • Degree Programme in Information and Communication Technology
  • Degree Programme in Information and Communications Technology

Teachers

  • Jarno Tuominen

Teacher in charge

Jarno Tuominen

Scheduling groups

  • Group 1 (Size: 25. Open UAS: 0.)
  • Group 2 (Size: 25. Open UAS: 0.)

Groups

  • ICTMODembeddedSem
  • PTIVIS21S
    Embedded Software and IoT

Small groups

  • Group 1
  • Group 2
  • 04.09.2023 09:00 - 12:00, Lab/Group 1, VHDL 5051158-3008
  • 06.09.2023 09:00 - 12:00, Lab/Group 2, VHDL 5051158-3008
  • 11.09.2023 09:00 - 12:00, Lab/Group 1, VHDL 5051158-3008
  • 13.09.2023 09:00 - 12:00, Lab/Group 2, VHDL 5051158-3008
  • 18.09.2023 09:00 - 12:00, Lab/Group 1, VHDL 5051158-3008
  • 20.09.2023 09:00 - 12:00, Lab/Group 2, VHDL 5051158-3008
  • 25.09.2023 09:00 - 12:00, Labs/Group 1, VHDL 5051158-3008
  • 27.09.2023 09:00 - 12:00, Lab/Group 2, VHDL 5051158-3008
  • 02.10.2023 09:00 - 12:00, Labs/Group 1, VHDL 5051158-3008
  • 04.10.2023 09:00 - 12:00, Lab/Group 2, VHDL 5051158-3008
  • 09.10.2023 09:00 - 12:00, Lab/Group 1, VHDL 5051158-3008
  • 11.10.2023 09:00 - 12:00, Lab/Group 2, VHDL 5051158-3008
  • 23.10.2023 09:00 - 12:00, Lab/Group 1, VHDL 5051158-3008
  • 25.10.2023 09:00 - 12:00, Lab/Group 2, VHDL 5051158-3008
  • 30.10.2023 09:00 - 12:00, Lab/Group 1, VHDL 5051158-3008
  • 01.11.2023 09:00 - 12:00, Lab/Group 2, VHDL 5051158-3008
  • 06.11.2023 09:00 - 12:00, Lab/Group 1, VHDL 5051158-3008
  • 08.11.2023 09:00 - 12:00, Lab/Group 2, VHDL 5051158-3008
  • 13.11.2023 09:00 - 12:00, Lab/Group 1, VHDL 5051158-3008
  • 15.11.2023 09:00 - 12:00, Lab/Group 2, VHDL 5051158-3008
  • 20.11.2023 09:00 - 12:00, Lab/Group 1, VHDL 5051158-3008
  • 22.11.2023 09:00 - 12:00, Lab/Group 2, VHDL 5051158-3008
  • 27.11.2023 09:00 - 12:00, Lab/Group 1, VHDL 5051158-3008
  • 29.11.2023 09:00 - 12:00, Lab/Group 2, VHDL 5051158-3008
  • 04.12.2023 09:00 - 12:00, Lab/Group 1, VHDL 5051158-3008
  • 07.12.2023 09:00 - 12:00, Lab/Group 2, VHDL 5051158-3008
  • 11.12.2023 09:00 - 12:00, Lab/Group 1, VHDL 5051158-3008
  • 14.12.2023 09:00 - 12:00, Lab/Group 2, VHDL 5051158-3008

Objective

After completing the course the student:
- can design and implement digital logic using VHDL language
- knows basic principles of FPGA functionality.

Content

- VHDL
- combinatorial logic
- sequential logic
- state machines
- FPGA

Materials

Will be informed at the beginning of the course

Teaching methods

Lectures
Exercises
Self study
Written (short) exam

Exam schedules

Exam 1: W49
Exam 2: TBD
Exam 3: TBD

Completion alternatives

None

Student workload

Contact teaching / lectures 7*1h (7h)
Contact teaching / lab work 14*3h (42h)

Self studying / independent work (85h)
Exam (1h)

Total: 135h

Content scheduling

VHDL/FPGA development
Course duration 9/2022 - 12/2022
Topics:
- VHDL
- combinatorial logic
- sequential logic
- state machines
- FPGA
After completing the course the student:
- can design and implement digital logic using VHDL language
- knows principles of FPGA technology and related tools
- understands the basics of computer architecture

Further information

Basic skills in programming (any language) is mandatory
Basic skills in electronics is highly recommended
This is a laboratory course
The tools used in this course require a lot of hard disk space on your laptop (>10GB)
Support is given primarily for windows-environment, Linux can be used as well (limited support). No support for Mac users, tools must be run in virtual machine, which is very likely to cause big problems. Thus, Mac highly not recommended.

Evaluation scale

H-5

Assessment methods and criteria

Exam 25%
Lab exercises 75%
Project work TBD%

Assessment criteria, fail (0)

Less than 66% of lab exercises completed
OR
Less than 10 points in exam
OR (TBD)
Project work not submitted

Assessment criteria, satisfactory (1-2)

grade 1: 66% of lab exercises completed, 50% of max points in exam

Assessment criteria, good (3-4)

To be defined

Assessment criteria, excellent (5)

To be defined

Qualifications

Introduction to Electronics and Transmission